THE CHITCHE STATES PATENT AND TRADEMARK OFFICE

Applicant : Daniel Yellin et al. Art Unit: 2133

Serial No.: 10/829,075 Examiner: Joseph D. Torres

Filed : April 21, 2004

Assignee : Intel Corporation
Title : LOW COMPLEXITY CHANNEL DECODERS

MAIL STOP RCE

Commissioner for Patents

P.O. Box 1450 Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Dear Sir:

Applicants call attention to the attached Information Disclosure Statement and documents listed on form PTO-1449.

This filing is being made with a Request for Continued Examination (RCE). No fee is required.

Desig. ID "AA" is the publication for a related application, U.S. patent application no. 09/880,707 (hereafter referred to as '707). Desig. IDs "AB-AG" and "AR-AS" were cited by the Examiner in an Office Action mailed on May 20, 2004 in the related application '707. Desig. IDs "AP-AQ" are mentioned in the section of the specification entitled "BACKGROUND", pages 2-3.

The documents are in the English language; hence no concise explanation is necessary per Rule 98(a)(3).

Attorney's Docket No. 10559-449002 P10766D

Applicant : Daniel Yellin et al. Serial No.: 10/829,075 Filed : April 21, 2004 Page 2 of 2

Consideration of the foregoing and enclosures plus the return of a copy of the enclosed form PTO-1449 with the Examiner's initials in the left column per MPEP 609 are earnestly solicited along with an early action on the merits.

Please apply any credits or additional charges to deposit account 06-1050.

> Respectfully submitted, REG. NO. 43,312

Reg. No. 32,030

Scott C. Harris Attorney for Intel Corporation

Date: April 13, 2007

Fish & Richardson P.C. USPTO Customer No. 20985 12390 El Camino Real San Diego, CA 92130

Telephone: (858) 678-5070 Facsimile: (858) 678-5099

10726758.doc

partment of Commerce	Afforney's Docket No.	Application No.	
		10/829,075	
	Applicant Daniel Yellin et al.		
by Applicant (Use several sheets if necessary) (37 CFR \$1.98(b))		Group Art Unit 2133	
	atement	Applicant Daniel Yellin et al.	

U.S. Patent Documents							
Examiner Initial	Desig.	Document Number	Publication Date	Patentee	Class	Subclass	Filing Date If Appropriate
	AA	2002/0194567	12/2002	Yellin et al.			
	AB	5,983,384	11/1999	Ross			
	AC	6,253,185	06/2001	Arean et al.			
	AD	6,393,072	05/2002	Ross et al.	\top		
	AE	6,516,437	02/2003	Van Stralen et al.			
	AF	6,516,444	02/2003	Maru	T		
	AG	6,725,409	04/2004	Wolf			
	AH						
	AI						
-	4.7						

Foreign Patent Documents or Published Foreign Patent Applications								
Examiner	Dasig.	Document	Publication	Country or			Translation	
Initial	ID	Number	Date	Patent Office	Class	Subclass	Yas	No
	AK		1					
	AL							
	AM							
	AN							
	AO							

Other Documents (include Author, Title, Date, and Place of Publication)				
Examiner Initial	Desig.	Document		
	AP	Bahl, I. R., et al., "Optimal Decoding of Linear Codes for Minimizing Symbol Error Rate", IEEE Trans. Inform. Theory, pp. 248-287, March 1974.		
	AQ	Forney, G.D., "The Viterbi Algorithm", Proc. IEEE, 61(3):268-278, March 1973.		
	AR	Smit, G., et al., "Mapping the SISO module of the Turbo decoder to a FPFA", Proc. of Second International Symposium on Mobile Multimedia Systems & Applications (MMSA2000), pp. 165-172 November 2000.		
	AS	Yeo, E., et al., "VLSI Architecture for Iterative Decoders in Magnetic Recording Channels", IEEE Transactions on Magnetics, 37(2):748-755, March 2000.		
	4.70			

1	Examiner Signature	Date Considered			
ı					
EXAMINER: Initials citation considered. Draw line through citation if not in conformance and not considered. Include copy of this					
ı	next communication to applicant.				
		Substitute Disclosure Form (PTO-1449)			